Abstract-This paper describes a new dynamic-power aware High Level Synthesis (HLS) data path approach that considers the close interrelation between clock choice and operations throughput selection whilst attempting to minimize area, power, or a combination thereoL It is shown that the proposed approach with its compound cost function and its novel clock and operations throughput selection algorithm, obtains solutions with lower power and area than using previous relevant work 1111. Moreover, different power-area tradeoffs can be explored due to the appropriate choice of clock period and operations throughput using our novel approach.
INTRODUCTION
High Level Synthesis is becoming a mature research area that has been investigated for two decades now. However, a renewed interest in ULS has been motivated due to the increasing complexity of digital systems and developments such as the advent of systems-on-a-chip (SoC) [4] . For the successful realisation of SoC for wireless communications and portable computing applications, it is fundamental to continue developing low power circuits, algorithms and CAD tools. For this reason, researchers are still investigating and developing improved methods for low power ULS, as recently demonstrated in [2] , [13] and [14] .
A key decision during ULS is choosing the clock period to schedule the data flow graph (DFG) operations into control steps. The clock selection problem is not new in the context of ULS and has been addressed in previous research, where it has been shown the significant effect of clock choice on the design in terms of area [1] , [3] , performance [9] , [12] , and power [8] , [10] , [11] . From the previous work on clock selection, the most relevant to our work is [11] . In [11] , the authors developed a behavioural system that performs the three ULS tasks (scheduling, allocation and binding) and include supply voltage and clock period pruning techniques to eliminate inferior design points during the search for the minimum power solution.
Although [11] has performed effective power reduction, the methodology used to obtain the minimum power solution presents some shortcomings. For example, the optimum power solution is chosen after synthesising a data path for each combination of supply voltage and clock period that could not be pruned, leading to high computational times. Moreover, the optimization cost function ignores the area cost, which may lead to unnecessary big area implementations. The approach described here overcomes those disadvantages and makes the following contributions:
Home Innovation Centre Southampton NXP Semiconductors Southampton, UK * The proposed clock and operations throughput selection algorithm obtain longer clock periods and lower applied voltages than the clock and supply voltage pruning techniques from [ 1] , resulting in further power reduction. * Use of an optimisation cost function compounded by area and power, which allows constraining area without compromising the power savings. * The compound cost function allows the exploration of different power-area tradeoffs that may be of interest to the designer. This is unlike [11] , which obtains only a solution with the lowest power consumption and does not investigate explicitly the power-area tradeoffs. * Reduction of the computational time necessary to obtain a solution by including the clock and operations throughput selection algorithm into the synthesis phase. This paper is organized as follows. Section II motivates the proposed approach and highlights the differences with existing techniques. Section III presents the proposed algorithm. Section IV shows the efficiency of the poweraware data path synthesis system. Section V concludes the paper.
II. MOTIVATIONAL EXAMPLE
Consider the computation of the DOT PRODUCT of two vectors in Cartesian form [ 1] as the benchmark used during this section. This benchmark consists of 6 In this paper, we refer to the number of csteps over which a certain operation can be executed as the operation throughput TPOP. The operations delay delayop is considered as a typical register-to-register transfer that includes reading the operands from the registers, performing an operation on the operands and storing the results in another register [9] . Then, the delay of an operation can be approximated as: delayop = delayFU + delayreg + 2delaymu (1) where delayFu is the functional unit delay, delayreg is the register delay and delaymux is the multiplexer delay.
In Table II , the first solution denoted by sol. = 1, was obtained using an approach that includes the clock period and supply voltage pruning techniques from [11] together with data path synthesis system developed in [6] and using power as the cost function and the metric for evaluating moves. Low power consumption was achieved by choosing a clock period of 5.2ns and scaling the voltage to 1.13, leaving a critical path slack skcp of 21.6ns. We define the critical path slack skcp as the difference between the time constraint T, e.g. 47ns, and the time necessary to execute the critical path at certain voltage, e.g. for DOT PRODUCT, the critical path has one multiplication and three additions, and takes 25.4ns to be executed at 1.13V. Although sol. = 1 presents a reduced power solution, i.e. 1.304mW it also has the largest area implementation with 81251 gm.
Using the proposed approach which involves appropriate clock and operations throughput selection, it is possible to achieve lower power solutions as shown in sol. = 2. This is accomplished through the careful choice of clock period, e.g. To show the influence of clock and operations throughput selection on the quality of the datapath in terms of power and area, consider now sol. = 3. As it can be seen, the adequate combination of clock period and operations throughput, i.e. Tclk= 5.9ns, TPm = Ics, Tpa = Ics, has allowed scaling the voltage to 1.29V without violating the time constraint and obtaining a minimum area implementation, i.e. 20192gm, at the expense of a power increase when compared to sol. = 2.
The proposed approach is able not only of optimising power (sol. = 2) or area (sol. = 3), but also of obtaining power-area tradeoffs that might be of interest to the designer, as the one shown in sol. = 4. An appropriate choice of clock period (Tclk= 2.5ns), and operations throughput (TPm = 6cs, TPa = 3cs) allows scaling the voltage to 1.08V, reducing the power consumption from 2.976mW to 1.929mW when compared to an area optimised solution (sol. = 3), and reducing the area implementation to 35478gm when compared to a power optimised solution (sol. = 2). From sol. = 2, sol. = 3 and sol. = 4, it can also be seen that the clock period and operations throughputs are chosen accordingly to the optimisation goal, e.g. for power, Tclk = 9.4ns, TPm =2cs and TPa =Ics; for area, Tclk = 5.9ns, TPm Ics and TPa cs; and for the power-area tradeoff, Tclk 2.5ns, TPm 6cs and TPa =3cs.
III.
PROPOSED APPROACH
For a given time constraint, the proposed approach considers concurrently the interrelation between the three HLS tasks combined with clock period and operations throughput selection while searching for solutions that meet the optimisation objective. Two main parts compose the approach: 1) generation of the list of clock candidates, 2) a simulated annealing optimisation process that considers simultaneously the three HLS tasks as well as clock and operations throughput selection. The inputs to the algorithm are: a DFG, the user constraints (time T, maximum frequency J) and the optimisation ratios for power and area (Wp and WQ respectively). The output consists of a data path structure and timing information required for the synthesis of the control path.
The proposed approach starts generating a list of clock candidates using a modified version of [10] , where it was shown how an appropriate choice of a clock period and functional units execution time allows the application of lower voltages, minimising the slack and leading to power savings. Three novel improvements were made to [10] . The 518 MULTIPLIER ADDER REGISTER 5C-2 first modification consisted of finding the operations throughput not only for the type of operation that has maximum power consumption in the design, but also for the type of operation that don't have maximum power consumption in the design. This will allow exploring solutions that were not explored by the algorithm described in [10] . The second modification consists of considering only clock periods whose operations throughputs are different from those of the last clock period included in the list of possible candidates. The third modification consists of considering clock period and its respective operations throughputs that are not multiple of any clock period and its respective operations throughputs already included in the list. The second and third modifications decrease the number of clock periods and operations throughput to be analysed, hence reducing the computational time of the algorithm. The algorithm for clock and operations throughput selection is shown in Listing 1. The algorithm starts initializing the length of the schedule Ls (line 1) with the number of csteps of the critical path of the design assuming that the operations are single cycled. It is also necessary to compute the maximum length allowed of the schedule max-Ls (line 2) since this will indicate the algorithm when to stop. This can be determined as max Ls = T*f, where T is the time constraint and f is the maximum frequency allowed for the design, both specified by the user. Then, the clock period Tclk is computed (line 3) as shown in section II. After checking that the schedule length does not exceed the maximum schedule length allowed (line 4), the delay of an operation at maximum voltage, i.e. 1.32V, is increased until it fits exactly into the number of csteps of its throughput.
The algorithm aims firstly to increase the delay (line 5) of the type of operation that consumes more power. An increase of the delay allows a voltage reduction that has a higher impact on [10] . The clock period, schedule information, operations throughput, and the values of delay, voltage and power for the operators are saved in a structure. This structure will be analysed to determine if it should be added to the list ofclock candidates or not (line 9) according to the second and third modification previously explained.
So far, only the lower bound of the operations throughput for a certain clock period has been found. This lower bound allows obtaining schedules with reduced number of resources, i.e. multipliers and adders, leading to low area implementations. However, the proposed approach not only targets area optimization, but also power optimization. For this reason, it is also necessary to compute the upper bound of the operations throughput for a certain clock period. This upper bound allows the utilization of lower voltages than the lower bound, leading to power reductions. To calculate the upper bound, it is necessary to increase successively the operation throughput (line 11). The loop finishes when either the critical path (line 10) or maximum delay allowed by the library (line 12) is exceeded. Then, the last valid execution times of the operations are calculated (line 17 and line 18), followed by the scheduling and the calculation of delay, voltage and power of the operators (line 19). Later, a new structure that contains the clock period, schedule information, new operations throughput, and the values of delay, voltage and power for the operators is created. This structure will be also analysed to determine if it should be added to the list of clock candidates or not (line 20). Finally, all the process is repeated from the beginning until the maximum clock frequency is reached.
The list of clock candidates generated will be checked every time the move "clock and operations throughput selection" is executed, as it will be explained later in this section. Once the list of clock candidates has been created, an initial solution composed by the module and register binding is generated for the first element of the clock candidates list using the left edge algorithm [5] .
Since our approach considers simultaneously the selection of clock period and operations throughput, as well as the three HLS tasks, a modified version of the data path synthesis algorithm developed in [6] is used to achieve the optimisation goal. The necessary modification involved the addition of the move "clock and operations throughput selection" to the original algorithm. Starting with the initial solution, the proposed approach generates new solutions that can be either 5C-2 accepted or rejected depending on the acceptance criterion defined in the simulated annealing algorithm. The probability of accepting solutions with increasing cost depends on a control parameter, which is gradually lowered while the annealing process proceeds [7] .
New synthesis solutions are generated using the strategy presented in the following. An PDP PREG + PMUX + PFU (3) where PDP is the power consumption of the datapath, PREG is the power dissipated by the registers, PMuX is the power consumption due to the multiplexers and PFU is the power dissipated by the functional units. This section demonstrates the benefits of the proposed algorithm when compared with an approach that includes the clock period and supply voltage pruning techniques from [11] combined with the datapath synthesis system in [6] , targeting power as the cost function and the metric for evaluating moves. We refer to this approach as the base case. To find the minimum power solution, the base case follows the methodology in [11] , which enters the synthesis phase for all the values of clock period and supply voltage that could not be pruned. Table III shows the improvement percentages in terms of area A, power P and computational time Ct for AR, EWF and DCT, with a time constraint T ranging from 1.5 times the critical path (1.5cp) to 3.5 times the critical path (3.5cp). It should be noted that a %osaving greater than 0 means a decrease whereas a %osaving lower than 0 means an increase with respect to the base case.
From Table III , it can be seen that the proposed approach is able to obtain significant power and area reductions for the three benchmarks. For example, for T= 3.5cp, power was decreased by 4.40 0 with an area decrease of 57.3% for AR, whereas for EWF, there was a power reduction of 6.3% with an area saving of 37.7%. In the case of DCT, an area decrease of 38.6% and power reduction of 19.6% were achieved with the same time constraint. The substantial area savings are obtained because the compound cost function considers power and area, (see equation 2), unlike the base case, which uses a power cost function, ignoring totally the area and leading to big area implementations. While searching for the lowest power solution, the proposed approach constrains the area, thus avoiding excessive area implementations like the ones obtained by the base case. The power savings are due to improved selection of clock period and operations throughputs. This will be explained in more detail later in this section. From Table III , it can also be seen that the proposed approach can obtain optimised power solutions in much less time than the base case, with computational time savings going from 21% to 97% in general. The exceptions are for AR with 1.5cp and 3cp, which took 9.700 and 28% longer than the base case. The computational time savings are due to the inclusion of clock period and operations throughput selection algorithm that determines the scaled supply voltage into the data path synthesis, unlike the base case, where the synthesis phase is performed for all the combinations of clock period and voltage that could not be pruned
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To give a better insight into the achieved power savings, solutions obtained by the two approaches are shown in Table  IV for DCT with different time constraints. It can be seen that for the first three time constraints, 1.5cp, 2cp, and 2.5cp, the proposed approach obtains lower supply voltages and longer clock periods, thus reducing power when compared to the base case. For example, for a time constraint of 1.5cp, the proposed approach selects a clock period Tclk= 4ns and operations throughput TPm = 3 and TPa= 1, which allows a reduction in the supply voltage, i.e. from 1.30V to 1.23V, and a decrease in frequency from 312.5MHz (1/3.2ns) to 250MHz (1/4ns), reducing the power consumption from 9.828mW to 8.435mW. The proposed approach with its compound cost function and clock and operations throughput selection algorithm is also able to obtain power-area tradeoffs with smaller area and higher power values when compared to a power optimised solution. The comparisons were made using power and area ratios, which were normalized with respect to a poweroptimised solution. It should be noted that a power or area ratio greater than 1 means an increase whereas a ratio lower than 1 means a decrease with respect to the base case.
From Figure 1 , it can be seen that EWF presents area reductions of 400O with power increases of 4000 and 5000 for 1.5cp and 3.5cp respectively. It is also noticeable that for 2.5cp, there has been an area reduction of 25% with a power increase of 3500. For DCT, it can be seen that for time constraints of 1.5cp and 2cp, the proposed approach obtained solutions with lower area than a power optimised solution, 3500 approximately, at the expense of a power increase of 4500. Further area reductions are possible, i.e. for 3cp and 3.5cp, which present average area savings of 4400, but with power increases of 87% and 125% respectively. For AR, it can be seen that 1.5cp and 2cp present an area reduction of 3500 with power increases of 3000 and 38% respectively. The remaining time constraints present an average area reduction of 4400 with average power increase of 9000.
To give a better insight into the possible power-area tradeoffs for a given time constraint, consider the case of EWF with 2cp. The compound cost function used by the proposed approach obtains not only power-optimised solutions or power-area tradeoffs, but it can also provide area-optimised solutions. For example, when compared to power optimised solutions, area reductions go from 5500 to 68% for EWF depending of the time constraint. In the case of DCT, the area savings range goes from 4500 to 65% and for AR, area reductions from 4700 to 58% were obtained for different time constraints. Notice that since the optimization goal targets area, the parameter of power has been relaxed, leading to higher power consumption than the base case, i.e. EWF, DCT and AR present an average power increase of 100%, 115% and 114% respectively. As it can be seen, the area savings are at the expense of higher power consumption V. CONCLUSIONS This paper presented a new dynamic-power aware data path synthesis approach that considers the close interrelation among scheduling, allocation, binding, clock and operations throughput selection. This provides solutions not only optimised for low power or low area, but also facilitates the automatic exploration of power-area tradeoffs. It has been shown that the proposed approach obtains solutions in lower computational time and with lower power and area than a base case approach that uses the clock and supply voltage pruning techniques from [11] . Power reductions were due to the use of larger clock periods (lower frequencies), or a combination of lower voltages and lower frequencies obtained after an appropriate selection of clock period and operations throughput using our novel algorithm. It has also been shown how the clock and operations throughput selection affects the schedule, allocation, binding and voltage applied leading to solutions with different area and power consumption tradeoffs. Extensive experimental results for typical HLS benchmarks with different time constraints have shown considerable savings in power and area using the proposed approach.
At present we are extending the proposed approach to include the effect that multicycling has in leakage power.
